Abstract. This paper presents an overview of previous work and new insights on noise in Sibased MOSFETs with high-k gate dielectrics. Results for Al 2 O 3 , HfO 2 , HfAlO x and composite structures of these materials will be reported and compared. Incorporation of strained SiGe in high-k pMOSFETs in order to enhance hole mobility will be discussed in terms of lowfrequency noise. A comparison will be made between devices with a surface Si channel, a surface SiGe channel and a buried SiGe channel. The influence of the gate electrode material and presence of a thin interfacial layer will be investigated. We will discuss noise modeling and highlight important differences compared to CMOS devices with standard gate oxide. Finally, we will discuss possible ways to reduce the 1/f noise in high-k MOSFETs. A noise reduction by a factor of two is obtained by forward biasing the substrate.
INTRODUCTION
Continued downscaling of complementary metal-oxide-semiconductor (CMOS) devices beyond the 65 nm technology node requires, among many new technology features, high-k gate dielectrics to achieve small equivalent oxide thickness (EOT) while maintaining low gate leakage current [1] . Intensive research has been devoted to find and optimize high-k dielectric materials for integration with CMOS technology [2] , [3] . Low-frequency noise is a powerful tool to study the quality of the gate dielectric and its interface with the underlying substrate. Most reported results so far on high-k indicate increased noise levels, roughly one order of magnitude, compared to standard CMOS transistors with SiO 2 as gate dielectrics [4] - [20] . It has been shown that the major source of the 1/f noise is traps in, or originating from, the high-k layer, but in some cases Hooge mobility fluctuations can give a dominant contribution [7] , [16] , [20] . Traps in the high-k material, located in its bulk or at interfaces within the gate stack, several nm from the Si-substrate can contribute to the 1/f noise [12] , [15] , [18] . This agrees with the observation of instabilities in the threshold voltage, which has been explained by charging and discharging of traps in the high-k material by tunneling [21] . From noise characterizations, trap densities N t for the high-k materials in the range 1×10 18 [22] . Trap-density profiles in HfO 2 and Al 2 O 3 gate dielectrics derived from various charge-pumping schemes are consistent with the results in Fig. 1 [23] , [24] . It has also been reported that the trap densities in SiO 2 increase when high-k materials is deposited on top [13] , [15] . Most values at large EOT in Fig. 1 are for devices with a thick layer of SiO 2 between the high-k layer and the substrate.
In this paper, we will present noise results for Si and SiGe MOSFETs with high-k gate dielectrics. Fabrication and electrical characteristics of the devices used in this study were reported previously in [17] , [25] , [26] and some 1/f noise results was reported in [7] , [16] , [17] , [20] . 
LOW-FREQUENCY NOISE RESULTS
On-wafer low-frequency noise measurements were conducted from subthreshold to strong inversion conditions at a constant V DS = −50 mV on various pMOSFETs with high-k gate dielectrics. The noise was of the 1/f γ -type for several decades with γ between 0. 
C
x gives lowest 1/f noise, whereas the difference between the high-k materials is small at high bias. Except for the Al 2 O 3 devices, the noise level for the 10-µm devices and the 1-µm devices roughly differ by a factor of 10 at all biases. This is in agreement with theoretical predictions for noise sources homogenously distributed under the gate, and also implies that the noise from the source and drain resistance gives a negligible contribution to the measured drain current noise. The reason why the noise level in the Al 2 O 3 device does not scale with the gate length at lower bias could be process induced gate edge damage, a problem sometimes observed with high-k gate dielectrics [27] .
Using a compressively strained surface SiGe channel in combination with high-k gate dielectrics is advantageous thanks to the higher hole mobility [17] , [28] . Although the density Fig. 3 . Figure 4 show L×S VG ox S C 2 VG vs I DS for pMOSFETs with HfO 2 gate dielectrics. These devices have a poly-Si (SINANO) or poly-SiGe gate (KTH). As observed, the surface SiGe-channel yields some improvement in the noise level compared to Si also in the poly-SiGe gate devices. A buried SiGe channel is often employed to lower the 1/f noise in pMOSFETs [29] . However, from our first attempt utilizing a buried SiGe channel in pMOSFETs with HfO 2 gate dielectrics (SINANO) no significant reduction in noise level compared to Si could be observed. According to [30] , noise originating from trapping/release phenomena in the gate dielectrics need not be reduced although most of the current flows in the buried SiGe channel. If the trap densities in the gate dielectrics are similar one could also expect similar noise levels. Note that most of the SINANO devices showed 1/f γ -type noise with γ around 0.7 below ~1 kHz, and that high gate leakages were observed. Thus, noise generated in the gate current need to be considered, especially at high gate bias [22] . 
Gate Electrode Material
In Fig. 5 a comparison is made between HfO 2 gate dielectric pMOSFETs with a metal gate (TiN) and a poly-SiGe gate. The normalized drain current noise is at the same level for all the HfO 2 gate dielectric pMOSFETs at lower bias, whereas the TiN gate devices shows significantly reduced noise in strong inversion. It has been shown that the TiN metal gate electrode is effective in reducing the mobility degradation due to surface optical phonon scattering in the high-k dielectric [31] . Indeed, the hole mobility in the channel is higher for TiN gate compared to poly-SiGe gate, as shown in Fig. 6 . The lowering of the noise in our TiN gate MOSFETs may have the same origin, since it has been suggested that only phonon scattering generates mobility fluctuation noise [32] . The 1/f noise may also be interpreted with the combined number and mobility fluctuation noise model. In the frame of this model, the reduced noise in strong inversion for the TiN gate devices is explained by a lower value of the Coulomb scattering parameter α.
The interface between the channel and the high-k were prepared differently for the three poly-SiGe gate pMOSFETs labeled A1, B and C in Fig. 5 . A 0.5-nm thick ALD Al 2 O 3 layer was deposited prior to 3-nm ALD HfO 2 layer for devices A and B, whereas device C has a 2-nm thick Al 2 O 3 layer between the HfO 2 and SiGe channel. Moreover, the surface was waterrinsed for device A prior to ALD resulting in a 0.6-0.7-nm thick interfacial layer composed of Al 2 O 3 and SiO 2 . In contrast, for device B, which was not subjected to water-rinsing, the bottom Al 2 O 3 layer was not clearly observable. Device A1 and A2 are from different batches, but were otherwise processed identically. As seen in Fig. 5 , the noise properties are very reproducible. For the TiN gate devices a ~1-nm thick interfacial Si(Ge)O 2 layer was found to be present. The thicker interfacial layer can play a role in reducing the noise in the TiN gate device. But the different interface preparations for devices A-C do not influence the noise level significantly; therefore we conclude that this is not the main reason. The 1/f noise in relation to the interface properties was discussed in more detail in [16] . 
Noise Modeling of High-k Gate Dielectric pMOSFETs
The Hooge mobility fluctuations (∆µ H ) and the unified noise model (combined number and mobility fluctuations, ∆n-∆µ) have been considered for modeling of the 1/f noise data presented in this work. However, neither of the two models can successfully explain the noise in all our devices at all biases. For the unified noise model,
where N is the inversion carrier density, µ 0 is the low-field mobility and µ C0 is a Coulomb scattering parameter. The Hooge mobility fluctuation noise model gives , and mainly fails below threshold were a flat or weakly bias
VG -curve often is observed (see Fig. 3 ). However, many devices show a U-shaped S VG curve (see Al 2 O 3 and HfO 2 gate dielectric devices in Fig. 3 and 4) , which cannot be explained by the ∆n-∆µ formalism alone, the curves are often expected to turn up at considerable higher gate voltage overdrives. It is interesting to note that irrespective of the noise level below threshold all devices with the same gate length in Fig. 3 seem to approach the same noise level in strong inversion. Moreover, many of the poly-SiGe gate devices can be well explained only with Hooge mobility fluctuations [16] . Note that an U-shaped S VG curve in the ∆n-∆µ model implies that the mobility and number fluctuations are negatively correlated, whereas a positive correlation are almost always reported for SiO 2 gate dielectric MOSFETs. 
The Coulomb scattering and correlated mobility fluctuations are further discussed in [20] . The Coulomb scattering parameters (µ C0 and α) were extracted using two different methods with the results in good agreement. A maximum α of around 1×10 4 Vs/C was observed in accordance with [33] .
Our conclusion is that ∆n-type of noise mainly contributes in weak inversion, but decrease rapidly in strong inversion due to increasing N (S ID ~ 1/N 2 in strong inversion) and mobility fluctuations negatively correlated to ∆n. Hooge mobility fluctuations are important in strong inversion, but may weaken below threshold. The reason for the weakening could be related to the location of the inversion carriers further away from the interface and/or higher influence from Coulomb scattering that can dilute the mobility fluctuation noise. Fig. 7 shows S VG versus I DS for a TiN/HfAlO x /Si device at forward and reverse substrate bias. As seen, the 1/f noise decreases in strong inversion when forward biasing the substrate. It is well known that buried channel conduction can give decreased noise. The inversion carriers are located further away from the interface for forward substrate bias leading to reduced 1/f noise. Fig. 8 shows S VG at I DS = 10 µA versus the average distance of the inversion carriers from the gate dielectric interface, obtained from numerical simulations solving the coupled Poisson's and Schrödinger's equations self-consistently. Note that the correlated mobility fluctuations also depend on the location of the inversion charge [34] . 
CONCLUSION
MOSFETs with high-k gate dielectric show increased noise compared to transistors using SiO 2 due to large defect densities originating from the high-k materials. To reduce the 1/f noise, TiN metal gate was shown to be advantageous compared to poly-Si, and HfAlO x often shows lower trap densities N t than HfO 2 and Al 2 O 3 (see Fig. 1 ). Buried channel devices have been successful lowering the noise in the past. Our results here show that this is not always the case, but the reduced noise at forward substrate bias observed in the present work is encouraging. Lower trap densities have been reported for materials such as HfSi x O y [23] , [35] , [36] and Ta incorporated HfO 2 [37] , possibly they exhibit lower noise as well although initial results for HfSiON indicated higher 1/f noise than for HfAlO x [19] . In conclusion, based on our results the noise properties of high-k gate dielectrics seem promising for future generations of MOSFETs, yet some problems remains to be solved.
